CarGDev/SmartEdgeAI
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

updating

Browse Source
This commit is contained in:
Carlos Gutierrez
2025-10-05 00:31:57 -04:00
parent 7ccc68fd36
commit 1b88c266ab
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/simple_config.py
View File

@@ -17,7 +17,7 @@ args = ap.parse_args()
# Create system # Create system
system = System() system = System()
system.clk_domain = SrcClockDomain(clock="2GHz" if args.dvfs == "high" else "1GHz", system.clk_domain = SrcClockDomain(clock="2GHz" if args.dvfs == "high" else "1GHz",
voltage_domain=VoltageDomain()) voltage_domain=VoltageDomain(voltage="1.0V" if args.dvfs == "high" else "0.8V"))
system.mem_mode = "timing" system.mem_mode = "timing"
system.mem_ranges = [AddrRange(args.mem)] system.mem_ranges = [AddrRange(args.mem)]