CarGDev/SmartEdgeAI
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

updating

Browse Source
This commit is contained in:
Carlos Gutierrez
2025-10-05 00:31:30 -04:00
parent 798cd14f41
commit 7ccc68fd36
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
scripts/simple_config.py
View File

@@ -16,7 +16,8 @@ args = ap.parse_args()
# Create system # Create system
system = System() system = System()
system.clk_domain = SrcClockDomain(clock="2GHz" if args.dvfs == "high" else "1GHz") system.clk_domain = SrcClockDomain(clock="2GHz" if args.dvfs == "high" else "1GHz",
voltage_domain=VoltageDomain())
system.mem_mode = "timing" system.mem_mode = "timing"
system.mem_ranges = [AddrRange(args.mem)] system.mem_ranges = [AddrRange(args.mem)]